

E Series Power MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the 25 °C to 150 °C temperature ranges under the pulsed 0 V to 15 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the 25 °C to 150 °C temperature range
- Model the gate charge

SUBCIRCUIT MODEL SCHEMATIC



Note







- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.



| SPECIFICATIONS (T _J = 25 °C, unless otherwise noted) | | | | | |
|---|---------------------|--|----------------|---------------|------|
| PARAMETER | SYMBOL | TEST CONDITIONS | SIMULATED DATA | MEASURED DATA | UNIT |
| Static | | | | | |
| Gate-Source Threshold Voltage | V _{GS(th)} | V _{DS} = V _{GS} , I _D = 250 μA | 3 | - | V |
| Drain-Source On-State Resistance | R _{DS(on)} | V _{GS} = 10 V, I _D = 3.5 A | 0.577 | 0.520 | Ω |
| Forward Transconductance | g _{fs} | V _{DS} = 30 V, I _D = 3.5 A | 3.3 | 2.3 | S |
| Dynamic | | | | | |
| Input Capacitance | C _{iss} | V _{DS} = 100 V, V _{GS} = 0 V, f = 1 MHz | 844 | 820 | pF |
| Output Capacitance | C _{oss} | | 72 | 48 | |
| Reverse Transfer Capacitance | C _{rss} | | 1.3 | 4 | |
| Total Gate Charge | Q _g | V _{DS} = 520 V, V _{GS} = 10 V, I _D = 3.5 A | 20 | 22 | nC |
| Gate-Source Charge | Q _{gs} | | 6 | 6 | |
| Gate-Drain Charge | Q _{gd} | | 9 | 9 | |
| Drain-Source Body Diode Characteristics | | | | | |
| Diode Forward Voltage | V _{SD} | T _J = 25 °C, I _S = 3.5 A, V _{GS} = 0 V | 0.90 | 0.90 | V |
| Reverse Recovery Time | t _{rr} | T _J = 25 °C, I _F = I _S = 3.5 A, di/dt = 100 A/μs, V _R = 25 V | 300 | 299 | ns |
| Reverse Recovery Charge | Q _{rr} | | 4.2 | 2.9 | μC |



COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25^\circ\text{C}$, unless otherwise noted)



Note

- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.