ESD Protection - LLP75-4L
Showing 1 to 1 of 1 entries
Click the buttons to sort the table between ascending, descending, and off. Filter by click and drag or ctrl-click to select multiple items.
Part Number ▲▼ | Circuit Diagram | Package (JEDEC®) Code ▲▼ | Reverse Standoff Voltage VRWM (V) ▲▼ | Reverse Current IR at VRWM (µA) ▲▼ | Reverse Breakdown Voltage VBR at 1 mA (V) ▲▼ | Peak Pulse Current IPPM at tp = 8/20μs acc. IEC 61000-4-5 (A) ▲▼ | Peak Pulse Power PPP at tp = 8/20μs acc. IEC 61000-4-5 (W) ▲▼ | Capacitance CD at VR = 0 V VAC < 100 mV f = 1 MHz (pF) ▲▼ | ESD Immunity acc. IEC 61000-4-2 (kV) ▲▼ | Number of Protected Lines ▲▼ | AEC-Q101 Qualified ▲▼ |
---|---|---|---|---|---|---|---|---|---|---|---|
Enlarge | LLP75-4L | 5 | 0.1 | 6.9 | 3 | 45 | 1.5 | ± 15 | 2 | No |